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In this study, we present a highly configurable neuromorphic computing substrate and
use it for emulating several types of neural networks. At the heart of this system lies a
mixed-signal chip, with analog implementations of neurons and synapses and digital trans-
mission of action potentials. Major advantages of this emulation device, which has been
explicitly designed as a universal neural network emulator, are its inherent parallelism and
high acceleration factor compared to conventional computers. Its configurability allows the
realization of almost arbitrary network topologies and the use of widely varied neuronal and
synaptic parameters. Fixed-pattern noise inherent to analog circuitry is reduced by calibra-
tion routines. An integrated development environment allows neuroscientists to operate
the device without any prior knowledge of neuromorphic circuit design. As a showcase for
the capabilities of the system, we describe the successful emulation of six different neural
networks which cover a broad spectrum of both structure and functionality.
Keywords: accelerated neuromorphic hardware system, universal computing substrate, highly configurable,
mixed-signal VLSI, spiking neural networks, soft winner-take-all, classifier, cortical model
1. INTRODUCTION
By nature, computational neuroscience has a high demand for
powerful and efficient devices for simulating neural network mod-
els. In contrast to conventional general purpose machines based
on a von-Neumann architecture, neuromorphic systems are, in a
rather broad definition, a class of devices which implement partic-
ular features of biological neural networks in their physical circuit
layout (Mead, 1989; Indiveri et al., 2009; Renaud et al., 2010). In
order to discern more easily between computational substrates, the
term emulation is generally used when referring to neural networks
running on a neuromorphic back-end.
Several aspects motivate the neuromorphic approach. The
arguably most characteristic feature of neuromorphic devices is
inherent parallelism enabled by the fact that individual neural
network components (essentially neurons and synapses) are phys-
ically implemented in silico. Due to this parallelism, scaling of
emulated network models does not imply slowdown, as is usu-
ally the case for conventional machines. The hard upper bound
in network size (given by the number of available components
on the neuromorphic device) can be broken by scaling of the
devices themselves, e.g., by wafer-scale integration (Schemmel
et al., 2010) or massively interconnected chips (Merolla et al.,
2011). Emulations can be further accelerated by scaling down
time constants compared to biology, which is enabled by deep
submicron technology (Schemmel et al., 2006, 2010; Brüderle
et al., 2011). Unlike high-throughput computing with accelerated
systems, real-time systems are often specialized for low power
operation (e.g., Farquhar and Hasler, 2005; Indiveri et al., 2006).
However, in contrast to the unlimited model flexibility offered
by conventional simulation, the network topology, and parameter
space of neuromorphic systems are often dedicated for prede-
fined applications and therefore rather restricted (e.g., Merolla
and Boahen, 2006; Serrano-Gotarredona et al., 2006; Akay, 2007;
Chicca et al., 2007). Enlarging the configuration space always
comes at the cost of hardware resources by occupying additional
chip area. Consequently, the maximum network size is reduced,
or the configurability of one aspect is decreased by increasing the
configurability of another. Still, configurability costs can be coun-
terbalanced by decreasing precision. This could concern the size
of integration time steps (Imam et al., 2012a), the granularity of
particular parameters (Pfeil et al., 2012), or fixed-pattern noise
affecting various network components. At least the latter can be,
to some extent, moderated through elaborate calibration methods
(Neftci and Indiveri, 2010; Brüderle et al., 2011; Gao et al., 2012).
In this study, we present a user-friendly integrated develop-
ment environment that can serve as a universal neuromorphic
substrate for emulating different types of neural networks. Apart
from almost arbitrary network topologies, this system provides
a vast configuration space for neuron and synapse parameters
(Schemmel et al., 2006; Brüderle et al., 2011). Reconfiguration
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is achieved on-chip and does not require additional support hard-
ware. While some models can easily be transferred from software
simulations to the neuromorphic substrate, others need modifica-
tions. These modifications take into account the limited hardware
resources and compensate for fixed-pattern noise (Brüderle et al.,
2009, 2010, 2011; Kaplan et al., 2009; Bill et al., 2010). In the fol-
lowing, we show six more networks emulated on our hardware
system, each requiring its own hardware configuration in terms of
network topology and neuronal as well as synaptic parameters.
2. THE NEUROMORPHIC SYSTEM
The central component of our neuromorphic hardware system is
the neuromorphic microchip Spikey. It contains analog very-large-
scale integration (VLSI) circuits modeling the electrical behavior
of neurons and synapses (Figure 1). In such a physical model,
measurable quantities in the neuromorphic circuitry have cor-
responding biological equivalents. For example, the membrane
potential V m of a neuron is modeled by the voltage over a capaci-
tor Cm that, in turn, can be seen as a model of the capacitance of
the cell membrane. In contrast to numerical approaches, dynam-
ics of physical quantities like V m evolve continuously in time. We
designed our hardware systems to have time constants approxi-
mately 104 times faster than their biological counterparts allowing
for high-throughput computing. This is achieved by reducing
the size and hence the time constant of electrical components,
which also allows for more neurons and synapses on a single chip.
To avoid confusion between hardware and biological domains
of time, voltages, and currents, all parameters are specified in
biological domains throughout this study.
2.1. THE NEUROMORPHIC CHIP
On Spikey (Figure 1), a VLSI version of the standard leaky
integrate-and-fire (LIF) neuron model with conductance-based
synapses is implemented (Dayan and Abbott, 2001):
Cm
dVm
dt
= −gl (Vm − El)−
∑
i
gi (Vm − Ei) (1)
For its hardware implementation, see Figure 1 (Schemmel et al.,
2006; Indiveri et al., 2011).
Synaptic conductances gi (with the index i running over all
synapses) drive the membrane potential V m toward the reversal
potential Ei, with Ei ∈ {Eexc, E inh}. The time course of the synaptic
activation is modeled by
gi (t ) = pi (t ) · wi · g maxi (2)
where g maxi are the maximum conductances and wi the weights for
each synapse, respectively. The time course pi(t ) of synaptic con-
ductances is a linear transformation of the current pulses shown
in Figure 1 (green), and hence an exponentially decaying func-
tion of time. The generation of conductances at the neuron side is
described in detail by Indiveri et al. (2011), postsynaptic potentials
are measured by Schemmel et al. (2007).
The implementation of spike timing dependent plasticity
(STDP; Bi and Poo, 1998; Song et al., 2000) modulating wi over
time is described in Schemmel et al. (2006) and Pfeil et al. (2012).
Correlation measurement between pre- and post-synaptic action
potentials is carried out in each synapse, and the 4-bit weight is
updated by an on-chip controller located in the digital part of the
Spikey chip. However, STDP will not be further discussed in this
study.
Short-term plasticity (STP) modulates g maxi (Schemmel et al.,
2007) similar to the model by Tsodyks and Markram (1997) and
Markram et al. (1998). On hardware, STP can be configured indi-
vidually for each synapse line driver that corresponds to an axonal
FIGURE 1 | Microphotograph of the Spikey chip (fabricated in a 180-nm
CMOS process with die size 5 mm×5 mm). Each of its 384 neurons can be
arbitrarily connected to any other neuron. In the following, we give a short
overview of the technical implementation of neural networks on the Spikey
chip. (A) Within the synapse array 256 synapse line drivers convert incoming
digital spikes (blue) into a linear voltage ramp (red) with a falling slew rate t fall.
For simplicity, the slew rate of the rising edge is not illustrated here, because
it is chosen very small for all emulations in this study. Each of these synapse
line drivers are individually driven by either another on-chip neuron (int), e.g.,
the one depicted in (C), or an external spike source (ext). (B) Within the
synapse, depending on its individually configurable weight wi, the linear
voltage ramp (red) is then translated into a current pulse (green) with
exponential decay. These post-synaptic pulses are sent to the neuron via the
excitatory (exc) and inhibitory (inh) input line, shared by all synapses in that
array column. (C) Upon reaching the neuron circuit, the total current on both
input lines is converted into conductances, respectively. If the membrane
potential V m crosses the firing threshold V th, a digital pulse (blue) is
generated, which can be recorded and fed back into the synapse array. After
any spike, V m is set to V reset for a refractory time period of τ refrac. Neuron and
synapse line driver parameters can be configured as summarized inTable 1.
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connection in biological terms. It can either be facilitating or
depressing.
The propagation of spikes within the Spikey chip is illustrated
in Figure 1 and described in detail by Schemmel et al. (2006).
Spikes enter the chip as time-stamped events using standard digi-
tal signaling techniques that facilitate long-range communication,
e.g., to the host computer or other chips. Such digital packets are
processed in discrete time in the digital part of the chip, where
they are transformed into digital pulses entering the synapse line
driver (blue in Figure 1A). These pulses propagate in continuous
time between on-chip neurons, and are optionally transformed
back into digital spike packets for off-chip communication.
2.2. SYSTEM ENVIRONMENT
The Spikey chip is mounted on a network module described and
schematized in Fieres et al. (2004) and Figure 2, respectively.
Digital spike and configuration data is transferred via direct con-
nections between a field-programmable gate array (FPGA) and
the Spikey chip. Onboard digital-to-analog converter (DAC) and
analog-to-digital converter (ADC) components supply external
parameter voltages to the Spikey chip and digitize selected volt-
ages generated by the chip for calibration purposes. Furthermore,
up to eight selected membrane voltages can be recorded in parallel
by an oscilloscope. Because communication between a host com-
puter and the FPGA has a limited bandwidth that does not satisfy
real-time operation requirements of the Spikey chip, experiment
execution is controlled by the FPGA while operating the Spikey
chip in continuous time. To this end, all experiment data is stored
in the local random access memory (RAM) of the network module.
Once the experiment data is transferred to the local RAM, emula-
tions run with an acceleration factor of 104 compared to biological
real-time. This acceleration factor applies to all emulations shown
in this study, independent of the size of networks.
Execution of an experiment is split up into three steps
(Figure 2). First, the control software within the memory of the
host computer generates configuration data (Table 1, e.g., synap-
tic weights, network connectivity, etc.), as well as input stimuli to
the network. All data is stored as a sequence of commands and
is transferred to the memory on the network module. In the sec-
ond step, a playback sequencer in the FPGA logic interprets this
data and sends it to the Spikey chip, as well as triggers the emu-
lation. Data produced by the chip, e.g., neuronal activity in terms
of spike times, is recorded in parallel. In the third and final step,
this recorded data stored in the memory on the network module
is retrieved and transmitted to the host computer, where they are
processed by the control software.
Having a control software that abstracts hardware greatly sim-
plifies modeling on the neuromorphic hardware system. How-
ever, modelers are already struggling with multiple incompatible
interfaces to software simulators. That is why our neuromorphic
hardware system supports PyNN, a widely used application pro-
gramming interface (API) that strives for a coherent user interface,
allowing portability of neural network models between different
software simulation frameworks (e.g., NEST or NEURON) and
hardware systems (e.g., the Spikey system). For details see Gewaltig
and Diesmann (2007); Eppler et al. (2009) for NEST, Carnevale
and Hines (2006); Hines et al. (2009) for NEURON, Brüderle et al.
FIGURE 2 | Integrated development environment. User access to the
Spikey chip is provided using the PyNN neural network modeling language.
The control software controls and interacts with the network module which
is operating the Spikey chip. The RAM size (512 MB) limits the total number
of spikes for stimulus and spike recordings to approximately 2·108 spikes.
The required data for a full configuration of the Spikey chip has a size of
approximately 100 kB.
(2009, 2011) for the Spikey chip, and Davison et al. (2009, 2010)
for PyNN, respectively.
2.3. CONFIGURABILITY
In order to facilitate the emulation of network models inspired by
biological neural structures, it is essential to support the imple-
mentation of different (cortical) neuron types. From a mathemat-
ical perspective, this can be achieved by varying the appropriate
parameters of the implemented neuron model [equation (1)].
To this end, the Spikey chip provides 2969 different analog
parameters (Table 1) stored on current memory cells that are con-
tinuously refreshed from a digital on-chip memory. Most of these
cells deliver individual parameters for each neuron (or synapse
line driver), e.g., leakage conductances g l. Due to the size of the
current-voltage conversion circuitry it was not possible to provide
individual voltage parameters, such as, e.g., E l, Eexc, and E inh, for
each neuron. As a consequence, groups of 96 neurons share most
of these voltage parameters. Parameters that can not be controlled
individually are delivered by global current memory cells.
In addition to the possibility of controlling analog parameters,
the Spikey chip also offers an almost arbitrary configurability of
the network topology. As illustrated in Figure 1, the fully config-
urable synapse array allows connections from synapse line drivers
(located alongside the array) to arbitrary neurons (located below
the array) via synapses whose weights can be set individually with
a 4-bit resolution. This limits the maximum fan-in to 256 synapses
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Table 1 | List of analog current and voltage parameters as well as digital configuration bits.
Scope Name Type Description
Neuron circuits (A) n/a in Two digital configuration bits activating the neuron and readout of its membrane voltage
g l in Bias current for neuron leakage circuit
τ refrac in Bias current controlling neuron refractory time
E l sn Leakage reversal potential
E inh sn Inhibitory reversal potential
Eexc sn Excitatory reversal potential
V th sn Firing threshold voltage
V reset sn Reset potential
Synapse line drivers (B) n/a il Two digital configuration bits selecting input of line driver
n/a il Two digital configuration bits setting line excitatory or inhibitory
t rise, t fall il Two bias currents for rising and falling slew rate of presynaptic voltage ramp
gmaxi il Bias current controlling maximum voltage of presynaptic voltage ramp
Synapses (B) w is 4-Bit weight of each individual synapse
STP related (C) n/a il Two digital configuration bits selecting short-term depression or facilitation
USE il Two digital configuration bits tuning synaptic efficacy for STP
n/a sl Bias voltage controlling spike driver pulse length
τ rec, τ facil sl Voltage controlling STP time constant
I sl Short-term facilitation reference voltage
R sl Short-term capacitor high potential
STDP related (D) n/a il Bias current controlling delay for presynaptic correlation pulse (for calibration purposes)
A± sl Two voltages dimensioning charge accumulation per (anti-)causal correlation measurement
n/a sl Two threshold voltages for detection of relevant (anti-)causal correlation
τSTDP g Voltage controlling STDP time constants
For each hardware parameter the corresponding model parameter names are listed, excluding technical parameters that are only relevant for correctly biasing analog
support circuitry or controlling digital chip functionality. Electronic parameters that have no direct translation to model parameters are denoted n/a. The membrane
capacitance is fixed and identical for all neuron circuits (Cm =0.2 nF in biological value domain). Parameter types: (i) controllable for each corresponding circuit: 192
for neuron circuits (denoted with subscript n), 256 for synapse line drivers (denoted with subscript l), 49,152 for synapses (denoted with subscript s), (s) two values,
shared for all even/odd neuron circuits or synapse line drivers, respectively, (g) global, one value for all corresponding circuits on the chip. All numbers refer to circuits
associated to one synapse array and are doubled for the whole chip. For technical reasons, the current revision of the chip only allows usage of one synapse array of
the chip.Therefore, all experiments presented in this paper are limited to a maximum of 192 neurons. For parameters denoted by (A) see equation (1) and Schemmel
et al. (2006), for (B), see Figure 1, equation (2), and Dayan and Abbott (2001), for (C) see Schemmel et al. (2007), and for (D) see Schemmel et al. (2006) and Pfeil
et al. (2012).
per neuron,which can be composed of up to 192 synapses from on-
chip neurons, and up to 256 synapses from external spike sources.
Because the total number of neurons exceeds the number of inputs
per neuron, an all-to-all connectivity is not possible. For all net-
works presented in this study, the connection density is much lower
than realizable on the chip, which supports the chosen trade-off
between inputs per neuron and total neuron count.
2.4. CALIBRATION
Device mismatch that arises from hardware production variability
causes fixed-pattern noise, which causes parameters to vary from
neuron to neuron as well as from synapse to synapse. Electronic
noise (including thermal noise) also affects dynamic variables, as,
e.g., the membrane potential V m. Consequently, experiments will
exhibit some amount of both neuron to neuron and trial-to-trial
variability given the same input stimulus. It is, however, important
to note that these types of variations are not unlike the neuron
diversity and response stochasticity found in biology (Gupta et al.,
2000; Maass et al., 2002; Marder and Goaillard, 2006; Rolls and
Deco, 2010).
To facilitate modeling and provide repeatability of experiments
on arbitrary Spikey chips, it is essential to minimize these effects by
calibration routines. Many calibrations have directly correspond-
ing biological model parameters, e.g., membrane time constants
(described in the following), firing thresholds, synaptic efficacies,
or PSP shapes. Others have no equivalents, like compensations for
shared parameters or workarounds of defects (e.g., Kaplan et al.,
2009; Bill et al., 2010; Pfeil et al., 2012). In general, calibration
results are used to improve the mapping between biological input
parameters and the corresponding target hardware voltages and
currents, as well as to determine the dynamic range of all model
parameters (e.g., Brüderle et al., 2009).
While the calibration of most parameters is rather technical,
but straightforward (e.g., all neuron voltage parameters), some
require more elaborate techniques. These include the calibra-
tion of τm, STP as well as synapse line drivers, as we describe
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FIGURE 3 | Calibration results for membrane time constants. Before
calibration (left), the distribution of τm values has a median of τ˜m = 15.1 ms
with 20th and 80th percentiles of τ 20m = 10.3 ms and τ 80m = 22.1 ms,
respectively. After calibration (right), the distribution median lies closer to
the target value and narrows significantly: τ˜m = 11.2 ms with τ 20m = 10.6 ms
and τ 80m = 12.0 ms. Two neurons were discarded, because the automated
calibration algorithm did not converge.
later for individual network models. The membrane time con-
stant τm=Cm/g l differs from neuron to neuron mostly due to
variations in the leakage conductance g l. However, g l is indepen-
dently adjustable for every neuron. Because this conductance is not
directly measurable, an indirect calibration method is employed.
To this end, the threshold potential is set below the resting poten-
tial. Following each spike, the membrane potential is clamped to
V reset for an absolute refractory time τ refrac, after which it evolves
exponentially toward the resting potential E l until the threshold
voltage triggers a spike and the next cycle begins. If the threshold
voltage is set to V th= E l− 1/e·(E l−V reset), the spike frequency
equals 1/(τm+ τ refrac), thereby allowing an indirect measure-
ment and calibration of g l and therefore τm. For a given τm and
τ refrac= const,V th can be calculated. An iterative method is applied
to find the best-matching V th, because the exact hardware values
for E l, V reset, and V th are only known after the measurement.
The effect of calibration on a typical chip can best be exempli-
fied for a typical target value of τm= 10 ms. Figure 3 depicts the
distribution of τm of a typical chip before and after calibration.
The STP hardware parameters have no direct translation to
model equivalents. In fact, the implemented transconductance
amplifier tends to easily saturate within the available hardware
parameter ranges. These non-linear saturation effects can be hard
to handle in an automated fashion on an individual circuit basis.
Consequently, the translation of these parameters is based on STP
courses averaged over several circuits.
3. HARDWARE EMULATION OF NEURAL NETWORKS
In the following, we present six neural network models that have
been emulated on the Spikey chip. Most of the emulation results
are compared to those obtained by software simulations in order
to verify the network functionality and performance. For all these
simulations the tool NEST (Gewaltig and Diesmann, 2007) or
NEURON (Carnevale and Hines, 2006) is used.
3.1. SYNFIRE CHAIN WITH FEEDFORWARD INHIBITION
Architectures with a feedforward connectivity have been employed
extensively as computational components and as models for the
study of neuronal dynamics. Synfire chains are feedforward net-
works consisting of several neuron groups where each neuron in a
group projects to neurons in the succeeding group.
They have been originally proposed to account for the pres-
ence of behaviorally related, highly precise firing patterns (Prut
et al., 1998; Baker et al., 2001). Further properties of such struc-
tures have been studied extensively, including activity transport
(Aertsen et al., 1996; Diesmann et al., 1999; Litvak et al., 2003),
external control of information flow (Kremkow et al., 2010a),
computational capabilities (Abeles et al., 2004; Vogels and Abbott,
2005; Schrader et al., 2010), complex dynamic behavior (Yaz-
danbakhsh et al., 2002), and their embedding into surround-
ing networks (Aviel et al., 2003; Tetzlaff et al., 2005; Schrader
et al., 2008). Kremkow et al. (2010b) have shown that feedfor-
ward inhibition can increase the selectivity to the initial stim-
ulus and that the local delay of inhibition can modify this
selectivity.
3.1.1. Network topology
The presented network model is an adaptation of the feedforward
network described in Kremkow et al. (2010b).
The network consists of several neuron groups, each com-
prising nRS= 100 excitatory regular spiking (RS) and nFS= 25
inhibitory fast spiking (FS) cells. All neurons are modeled as
LIF neurons with exponentially decaying synaptic conductance
courses. According to Kremkow et al. (2010b) all neurons have
identical parameters.
As shown in Figure 4A, RS neurons project to both RS and
FS populations in the subsequent group while the FS popula-
tion projects to the RS population in its local group. Each neuron
receives a fixed number of randomly chosen inputs from each
presynaptic population. The first group is stimulated by a pop-
ulation of nRS external spike sources with identical connection
probabilities as used for RS groups within the chain.
Two different criteria are employed to assess the functionality
of the emulated synfire chain. The first, straightforward bench-
mark is the stability of signal propagation. An initial synchronous
stimulus is expected to cause a stable propagation of activity, with
each neuron in an RS population spiking exactly once. Devia-
tions from the original network parameters can cause the activity
to grow rapidly, i.e., each population emits more spikes than its
predecessor, or stall pulse propagation.
The second, broader characterization follows Kremkow et al.
(2010b), who has analyzed the response of the network to various
stimuli. The stimulus is parametrized by the variables a and σ . For
each neuron in the stimulus population a spike times are gener-
ated by sampling them from a Gaussian distribution with common
mean and standard deviation. σ is defined as the standard devi-
ation of the spike times of all source neurons. Spiking activity
that is evoked in the subsequent RS populations is characterized
analogously by measuring a and σ .
Figure 4C shows the result of a software simulation of the orig-
inal network. The filter properties of the network are reflected
by a separatrix dividing the state space shown in Figures 4C,D
into two areas, each with a different fixed point. First, the basin of
attraction (dominated by red circles in Figure 4C) from which sta-
ble propagation can be evoked and second, the remaining region
(dominated by crosses in Figure 4C) where any initial activity
becomes extinguished. This separatrix determines which types of
initial input lead to a stable signal propagation.
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FIGURE 4 | (A) Synfire chain with feedforward inhibition. The background is
only utilized in the original model, where it is implemented as random
Gaussian current. For the presented hardware implementation it has been
omitted due to network size constraints. As compensation for missing
background stimuli, the resting potential was increased to ensure a
comparable excitability of the neurons. (B) Hardware emulation. Top: raster
plot of pulse packet propagation 1000 ms after initial stimulus. Spikes from RS
groups are shown in red and spikes from FS groups are denoted by blue color
and background. Bottom: membrane potential of the first neuron in the fourth
RS group, which is denoted by a dashed horizontal line. The cycle duration is
approximately 20 ms. (C) State space generated with software simulations of
the original model. The position of each marker indicates the (σ , a) parameters
of the stimulus while the color encodes the activity in the RS population of
the third synfire group. Lack of activity is indicated with a cross. The evolution
of the pulse packet parameters is shown for three selected cases by a series
of arrows. Activity either stably propagates with fixed point (σ , a)= (0.1 ms, 1)
or extinguishes with fixed point (σ , a)= (0 ms, 0). (D) Same as (C), but
emulated on the FACETS chip-based system. The activity in the last group is
located either near (σ , a)= (0 ms, 0) or (0.3 ms, 1). The difference to software
simulations is explained in Section 3.1.2.
3.1.2. Hardware emulation
The original network model could not be mapped directly to the
Spikey chip because it requires 125 neurons per group, while on
the chip only 192 neuron circuits are available. Further constraints
were caused by the fixed synaptic delays, which are determined by
the speed of signal propagation on the chip. The magnitude of the
delay is approximately 1 ms in biological time.
By simple modifications of the network, we were able to quali-
tatively reproduce both benchmarks defined in Section 3.1.1. Two
different network configurations were used, each adjusted to the
requirements of one benchmark. In the following, we describe
these differences, as well as the results for each benchmark.
To demonstrate a stable propagation of pulses, a large number
of consecutive group activations was needed. The chain was con-
figured as a loop by connecting the last group to the first, allowing
the observation of more pulse packet propagations than there are
groups in the network.
The time between two passes of the pulse packet at the same
synfire group needs to be maximized to allow the neurons to
recover (see voltage trace in Figure 4B). This is accomplished
by increasing the group count and consequently reducing the
group size. As too small populations cause an unreliable signal
propagation, which is mainly caused by inhomogeneities in the
neuron behavior, nRS= nFS= 8 was chosen as a satisfactory trade-
off between propagation stability and group size. Likewise, the
proportion of FS neurons in a group was increased to maintain a
reliable inhibition. To further improve propagation properties, the
membrane time constant was lowered for all neurons by raising g l
to its maximum value. The strength of inhibition was increased by
setting the inhibitory synaptic weight to its maximum value and
lowering the inhibitory reversal potential to its minimum value.
Finally, the synaptic weights RSi→RSi+1 and RSi→ FSi+1 were
adjusted. With these improvements we could observe persisting
synfire propagation on the oscilloscope 2 h wall-clock time after
stimulation. This corresponds to more than 2 years in biological
real-time.
The second network demonstrates the filtering properties of
a hardware-emulated synfire chain with feedforward inhibition.
This use case required larger synfire groups than in the first case
as otherwise, the total excitatory conductance caused by a pulse
packet with large σ was usually not smooth enough due to the
low number of spikes. Thus, three groups were placed on a single
chip with nRS= 45 and nFS= 18. The resulting evolution of pulse
packets is shown in Figure 4D. After passing three groups, most
runs resulted in either very low activity in the last group or were
located near the point (0.3 ms, 1).
Emulations on hardware differ from software simulations in
two important points: first, the separation in the parameter space
of the initial stimulus is not as sharply bounded, which is demon-
strated by the fact that occasionally, significant activity in the last
group can be evoked by stimuli with large σ and large a, as seen in
Figure 4D. This is a combined effect due to the reduced population
sizes and the fixed-pattern noise in the neuronal and synaptic cir-
cuits. Second, a stimulus with a small a can evoke weak activity in
the last group, which is attributed to a differing balance between
excitation and inhibition. In hardware, a weak stimulus causes
both, the RS and FS populations to response weakly which leads
to a weak inhibition of the RS population, allowing the pulse to
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reach the last synfire group. Hence, the pulse fades slowly instead
of being extinguished completely. In the original model, the FS
population is more responsive and prevents the propagation more
efficiently.
Nevertheless, the filtering properties of the network are appar-
ent. The quality of the filter could be improved by employing
the original group size, which would require using a large-scale
neuromorphic device (see, e.g., Schemmel et al., 2010).
Our hardware implementation of the synfire chain model
demonstrates the possibility to run extremely long lasting experi-
ments due to the high acceleration factor of the hardware system.
Because the synfire chain model itself does not require sustained
external stimulus, it could be employed as an autonomous source
of periodic input to other experiments.
3.2. BALANCED RANDOM NETWORK
Brunel (2000) reports balanced random networks (BRNs) exhibit-
ing, among others, asynchronous irregular network states with
stationary global activity.
3.2.1. Network topology
BRNs consist of an inhibitory and excitatory population of neu-
rons, both receiving feedforward connections from two popula-
tions of Poisson processes mimicking background activity. Both
neuron populations are recurrently connected including connec-
tions within the populations. All connections are realized with
random and sparse connections of probability p. In this study,
synaptic weights for inhibitory connections are chosen four times
larger than those for excitatory ones. In contrast to the original
implementation using 12,500 neurons, we scaled this network by
a factor of 100 while preserving its firing behavior.
If single cells fire irregularly, the coefficient of variation
CV = σT
T
(3)
of interspike intervals has values close to or higher than one (Dayan
and Abbott, 2001). T and σT are the mean and standard deviation
of these intervals. Synchrony between two cells can be measured
by calculating the correlation coefficient
CC = cov (n1, n2)√
var (n1) var (n2)
(4)
of their spike trains n1 and n2, respectively (Perkel et al., 1967).
The variance (var) and covariance (cov) are calculated by using
time bins with 2 ms duration (Kumar et al., 2008).
Brüderle et al. (2010) have shown another approach to investi-
gate networks inspired by Brunel (2000). Their focus have been
the effects of network parameters and STP on the firing rate
of the network. In our study, we show that such BRNs can
show an asynchronous irregular network state, when emulated
on hardware.
3.2.2. Hardware emulation
In addition to standard calibration routines (Section 2.4), we have
calibrated the chip explicitly for the BRN shown in Figure 5A.
In the first of two steps, excitatory and inhibitory synapse line
drivers were calibrated sequentially toward equal strength, respec-
tively, but with inhibition four times stronger than excitation. To
this end, all available neurons received spiking activity from a sin-
gle synapse line driver, thereby averaging out neuron to neuron
variations. The shape of synaptic conductances (specifically t fall
and g maxi ) were adjusted to obtain a target mean firing rate of
10 Hz over all neurons. Similarly, each driver was calibrated for its
inhibitory operation mode. All neurons were strongly stimulated
by an additional driver with its excitatory mode already calibrated,
and again the shape of conductances, this time for inhibition, was
adjusted to obtain the target rate.
Untouched by this prior calibration toward a target mean rate,
neuron excitability still varied between neurons and was calibrated
consecutively for each neuron in a second calibration step. For
this, all neurons of the BRN were used to stimulate a single neuron
with a total firing rate that was uniformly distributed among all
inputs and equal to the estimated firing rate of the final network
implementation. Subsequently, all afferent synaptic weights to this
neuron were scaled in order to adapt its firing rate to the target rate.
To avoid a self-reinforcement of network activity observed in
emulations on the hardware, efferent connections of the excitatory
neuron population were modeled as short-term depressing. Nev-
ertheless, such BRNs still show an asynchronous irregular network
state (Figure 5B).
Figure 5C show recordings of a BRN emulation on a calibrated
chip with neurons firing irregularly and asynchronously. Note that
CV≥ 1 does not necessarily guarantee an exponential interspike
interval distribution and even less Poisson firing. However, neu-
rons within the BRN clearly exhibit irregular firing (compare raster
plots of Figures 5B,C).
A simulation of the same network topology and stimulus using
software tools produced similar results. Synaptic weights were not
known for the hardware emulation, but defined by the target firing
rates using the above calibration. A translation to biological para-
meters is possible, but would have required further measurements
and was not of further interest in this context. Instead, for soft-
ware simulations, the synaptic weight for excitatory connections
were chosen to fit the mean firing rate of the hardware emulation
(approximately 9 Hz). Then, the weight of inhibitory connections
were chosen to preserve the ratio between inhibitory and excitatory
weights.
Membrane dynamics of single neurons within the network are
comparable between hardware emulations and software simula-
tions (Figures 5B,C). Evidently, spike times differ between the two
approaches due to various hardware noise sources (Section 2.4).
However, in “large” populations of neurons (N e+N i= 125 neu-
rons),we observe that these phenomena have qualitatively no effect
on firing statistics, which are comparable to software simulations
(compare raster plots of Figures 5B,C). The ability to reproduce
these statistics is highly relevant in the context of cortical models
which rely on asynchronous irregular firing activity for informa-
tion processing (e.g., van Vreeswijk and Sompolinsky, 1996).
3.3. SOFT WINNER-TAKE-ALL NETWORK
Soft winner-take-all (sWTA) computation is often viewed as an
underlying principle in models of cortical processing (Grossberg,
1973; Maass, 2000; Itti and Koch, 2001; Douglas and Martin, 2004;
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FIGURE 5 | (A) Network topology of a balanced random network.
Populations consisting of Ne =100 excitatory and N i =25 inhibitory
neurons (gray circles), respectively, are stimulated by populations of
Poisson sources (black circles). We use Np =100 independent sources for
excitation and Nq = 25 for inhibition. Arrows denote projections between
these populations with connection probabilities p= 0.1, with solid lines for
excitatory and dotted lines for inhibitory connections. Dot and dash lines
are indicating excitatory projections with short-term depression. (B) Top:
raster plot of a software simulation. Populations of excitatory and
inhibitory neurons are depicted with white and gray background,
respectively. Note that for clarity only the time interval [13 s, 14 s] of a 20 s
emulation is shown. For the full 20 s emulation, we have measured
CV =0.96±0.09 (mean over all neurons) and CC =0.010±0.017 (mean
over 1000 random chosen pairs of neurons), respectively. Bottom:
recorded membrane potential of an arbitrary excitatory neuron (neuron
index 3, highlighted with a red arrow in the above raster plot). (C) Same
network topology and stimulus as in (B), but emulated on the Spikey chip,
resulting in CV =1.02±0.16 and CC =0.014±0.019. Note that the
membrane recordings are calibrated such that the threshold and reset
potential match those of the software counterpart.
Oster et al., 2009; Lundqvist et al., 2010). The sWTA architecture
has many practical applications, for example contrast enhance-
ment, or making a decision which of two concurrent inputs is
larger. Many neuromorphic systems explicitly implement sWTA
architectures (Lazzaro et al., 1988; Chicca et al., 2007; Neftci et al.,
2011).
3.3.1. Network topology
We implemented an sWTA network that is composed of a ring-
shaped layer of recurrently connected excitatory and a common
pool of inhibitory neurons (Figure 6A), following the implemen-
tation by Neftci et al. (2011). Excitatory neurons project to the
common inhibitory pool and receive recurrent feedback from
there. In addition, excitatory neurons have recurrent excitatory
connections to their neighbors on the ring. The strength of these
decays with increasing distance on the ring, following a Gauss-
ian profile with a standard deviation of σ rec= 5 neurons. External
stimulation is also received through a Gaussian profile, with the
mean µext expressing the neuron index that receives input with
maximum synaptic strength. Synaptic input weights to neighbors
of that neuron decay according to a standard deviation of σ ext= 3
neurons. We clipped the input weights to zero beyondσ ext · 3. Each
neuron located within the latter Gaussian profile receives stimu-
lation from five independent Poisson spike sources each firing at
rate r. Depending on the contrast between the input firing rates
r1 and r2 of two stimuli applied to opposing sides of the ring, one
side of the ring “wins” by firing with a higher rate and thereby
suppressing the other.
3.3.2. Hardware emulation
We assessed the efficiency of this sWTA circuit by measuring the
reduction in firing rate exerted in neurons when the opposite side
of the ring is stimulated. We stimulated one side of the ring with a
constant, and the opposite side with a varying firing rate. In case
of hardware emulations, each stimulus was distributed and hence
averaged over multiple line drivers in order to equalize stimulation
strength among neurons. For both back-ends, inhibitory weights
were chosen four times stronger than excitatory ones (using the
synapse line driver calibration of Section 3.2).
The firing rate of the reference side decreased when the fir-
ing rate of stimulation to the opposite side was increased, both in
software simulation and on the hardware (Figures 6B,C). In both
cases, the average firing rates crossed at approximately r2= 50 Hz,
corresponding to the spike rate delivered to the reference side. The
firing rates r tot are less distinctive for hardware emulations com-
pared to software simulations, but still sufficient to produce robust
sWTA functionality. Note that the observed firing rates are higher
on the hardware than in the software simulation. This difference
is due to the fact that the reliability of the network performance
improved for higher firing rates.
Figures 6D,E depict activity profiles of the excitatory neuron
layer. The hardware neurons exhibited a broader and also slightly
asymmetric excitation profile compared to the software simula-
tion. The asymmetry is likely due to inhomogeneous excitability
of neurons, which is caused by fixed-pattern noise (Section 2). The
broader excitation profile indicates that inhibition is less efficient
on the hardware than in the software simulation (a trend that can
also be observed in the firing rates in Figures 6B,C). Counter-
acting this loss of inhibition may be possible through additional
calibration, if the sharpness of the excitation profile is critical for
the task in which such an sWTA circuit is to be employed.
The network emulated on Spikey is said to perform sWTA,
because the side of the ring with stronger stimulation shows an
amplified firing rate, while the firing rate of the other side is
suppressed (see Figure 6F). This qualifies our hardware system
for applications relying on similar sWTA network topologies.
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FIGURE 6 | (A) Topology of a soft winner-take-all network with 50
excitatory (gray circles) and 16 inhibitory neurons. Solid and dotted arrows
denote excitatory and inhibitory connections, respectively. The strength
profile of recurrent connections between excitatory neurons and external
stimulations is schematized in blue and red, respectively (for details, see
text). All projections between neuron populations have a connection
probabilities of p=1, except the projection between the excitatory and
inhibitory neuron population (p=0.6). (B) Results of software simulation
(SW). Black curve: total firing rate of the reference half where constant
external stimulation is received (r 1 =50 Hz at µext =neuron index 13). Gray
curve: total firing rate of the neurons in the half of the ring where varying
external stimulation with rate r 2 between zero and 100 Hz is received (at
µext =neuron index 38). Firing rates r tot of all neurons in each half of the
ring were averaged over 10 runs with 2 s duration and different random
number seeds for drawing the stimulus spike trains. (C) Same network
topology and stimulus as (B), but emulated on Spikey (HW). (D) Firing rate
distribution over neuron indices for r 2 =25 Hz (black), 50 Hz (dark gray),
and 75 Hz (light gray). (E) Same as (D), but emulated on Spikey. (F) Top
panel: time course of firing rates for stimulus indicated in (C) with red
dashed line, but without recurrent connections. All excitatory neurons are
solely driven by an external stimulus of r 1 =50 and r 2 =35 Hz,
respectively. Firing rates were averaged over 100 runs. Bottom panel:
same as top panel, but with recurrent connections. For better comparison,
data of the top panel is drawn in cyan dashed lines.
3.4. CORTICAL LAYER 2/3 ATTRACTOR MODEL
Throughout the past decades, attractor networks that model work-
ing memory in the cerebral cortex have gained increasing support
from both experimental data and computer simulations. The cor-
tical layer 2/3 attractor memory model described in Lundqvist et al.
(2006, 2010) has been remarkably successful at reproducing both
low-level (firing patterns,membrane potential dynamics) and high
level (pattern completion, attentional blink) features of cortical
information processing. One particularly valuable aspect is the
very low amount of fine-tuning this model requires in order to
reproduce the rich set of desired internal dynamics. It has also
been shown in Brüderle et al. (2011) that there are multiple ways
of scaling this model down in size without affecting its main func-
tionality features. These aspects make it an ideal candidate for
implementation on our analog neuromorphic device. In this con-
text, it becomes particularly interesting to analyze how the strong
feedback loops which predominantly determine the characteris-
tic network activity are affected by the imposed limitations of the
neuromorphic substrate and fixed-pattern noise. Here, we extend
the work done in Brüderle et al. (2011) by investigating specific
attractor properties such as firing rates, voltage UP-states, and the
pattern completion capability of the network.
3.4.1. Network topology
From a structural perspective, the most prominent feature of the
Layer 2/3 Attractor Memory Network is its modularity. Faith-
ful to its biological archetype, it implements a set of cortical
hypercolumns, which are in turn subdivided into multiple mini-
columns (Figure 7A). Each minicolumn consists of three cell
populations: excitatory pyramidal cells, inhibitory basket cells, and
inhibitory RSNP (regular spiking non-pyramidal) cells.
Attractor dynamics arise from the synaptic connectivity on two
levels. Within a hypercolumn, the basket cell population enables
a soft-WTA-like competition among the pyramidal populations
within the minicolumns. On a global scale, the long-range inhibi-
tion mediated by the RSNP cells governs the competition among
so-called patterns, as explained in the following.
In the original model described in Lundqvist et al. (2010), each
hypercolumn contains 9 minicolumns, each of which consists of
30 pyramidal, 2 RSNP, and 1 basket cells. Within a minicolumn,
the pyramidal cells are interconnected and also project onto the 8
closest basket cells within the same hypercolumn. In turn, pyra-
midal cells in a minicolumn receive projections from all basket
cells within the same hypercolumn. All pyramidal cells receive two
types of additional excitatory input: an evenly distributed amount
of diffuse Poisson noise and specific activation from the cortical
layer 4. Therefore, the minicolumns (i.e., the pyramidal popu-
lations within) compete among each other in WTA-like fashion,
with the winner being determined by the overall strength of the
received input.
A pattern (or attractor) is defined as containing exactly one
minicolumn from each hypercolumn. Considering only orthog-
onal patterns (each minicolumn may only belong to a single
pattern) and given that all hypercolumns contain an equal amount
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FIGURE 7 | (A) Schematic of the cortical layer 2/3 attractor memory
network. Two hypercolumns, each containing two minicolumns, are
shown. For better readability, only connections that are active within an
active pattern are depicted. See text for details. (B) Software simulation of
spiking activity in the cortical attractor network model scaled down to 192
neurons (only pyramidal and RSNP cells shown, basket cells spike almost
continuously). Minicolumns belonging to the same pattern are grouped
together. The broad stripes of activity are generated by pyramidal cells in
active attractors. The interlaced narrow stripes of activity represent pairs of
RSNP cells, which spike when their home minicolumn is inhibited by other
active patterns. (C) Same as (B), but on hardware. The raster plot is noisier
and the duration of attractors (dwell time) are less stable than in software
due to fixed-pattern noise on neuron and synapse circuits. For better
readability, active states are underlined in gray in (B,C). (D) Average firing
rate of pyramidal cells on the Spikey chip inside active patterns. To allow
averaging over multiple active periods of varying lengths, all attractor dwell
times have been normalized to 1. (E) Average membrane potential of
pyramidal cells on the Spikey chip inside and outside active patterns. (F)
Pattern completion on the Spikey chip. Average values (from multiple runs)
depicted in blue, with the standard deviation shown in red. From a
relatively equilibrated state where all patterns take turns in being active,
additional stimulation (see text) of only a subset of neurons from a given
attractor activates the full pattern and enables it to dominate over the other
two. The pattern does not remain active indefinitely due to short-term
depression in excitatory synapses, thereby still allowing short occasional
activations of the other two patterns.
of minicolumns, the number of patterns in the network is equal
to the number of minicolumns per hypercolumn. Pyramidal cells
within each minicolumn project onto the pyramidal cells of all
the other minicolumns in the same pattern. These connections
ensure a spread of local activity throughout the entire pattern.
Additionally, the pyramidal cells also project onto the RSNP cells
of all minicolumns belonging to different attractors, which in turn
inhibit the pyramidal cells within their minicolumn. This long-
range competition enables the winning pattern to completely shut
down the activity of all other patterns.
Two additional mechanisms weaken active patterns, thereby
facilitating switches between patterns. The pyramidal cells contain
an adaptation mechanism which decreases their excitability with
every emitted spike. Additionally, the synapses between pyramidal
cells are modeled as short-term depressing.
3.4.2. Hardware emulation
When scaling down the original model (2673 neurons) to the
maximum size available on the Spikey chip (192 neurons, see
Figure 7B for software simulation results), we made use of the
essential observation that the number of pyramidal cells can sim-
ply be reduced without compensating for it by increasing the
corresponding projection probabilities. Also, for less than 8 mini-
columns per hypercolumn, all basket cells within a hypercolumn
have identical afferent and efferent connectivity patterns, therefore
allowing to treat them as a single population. Their total number
was decreased, while increasing their efferent projection proba-
bilities accordingly. In general (i.e., except for pyramidal cells),
when number and/or size of populations were changed, projec-
tion probabilities were scaled in such a way that the total fan-in for
each neuron was kept at a constant average. When the maximum
fan-in was reached (one afferent synapse for every neuron in the
receptive field), the corresponding synaptic weights were scaled up
by the remaining factor.
Because neuron and synapse models on the Spikey chip are
different to the ones used in the original model, we have per-
formed a heuristic fit in order to approximately reproduce the
target firing patterns. Neuron and synapse parameters were first
fitted in such a way as to generate clearly discernible attractors with
relatively high average firing rates (see Figure 7D). Additional
tuning was needed to compensate for missing neuronal adapta-
tion, limitations in hardware configurability, parameter ranges,
and fixed-pattern noise affecting hardware parameters.
During hardware emulations, apart from the appearance of
spontaneous attractors given only diffuse Poisson stimulation of
the network (Figure 7C), we were able to observe two further
interesting phenomena which are characteristic for the original
attractor model.
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When an attractor becomes active, its pyramidal cells enter a
so-called UP state which is characterized by an elevated average
membrane potential. Figure 7E clearly shows the emergence of
such UP-states on hardware. The onset of an attractor is charac-
terized by a steep rise in pyramidal cell average membrane voltage,
which then decays toward the end of the attractor due to synaptic
short-term depression and/or competition from other attractors
temporarily receiving stronger stimulation. On both flanks of an
UP state, the average membrane voltage shows a slight undershoot,
due to the inhibition by other active attractors.
A second important characteristic of cortical attractor models is
their capability of performing pattern completion (Lundqvist et al.,
2006). This means that a full pattern can be activated by stimulat-
ing only a subset of its constituent pyramidal cells (in the original
model, by cells from cortical Layer 4, modeled by us as additional
Poisson sources). The appearance of this phenomenon is similar
to a phase transition from a resting state to a collective pyramidal
UP state occurring when a critical amount of pyramidal cells are
stimulated. To demonstrate pattern completion, we have used the
same setup as in the previous experiments, except for one pat-
tern receiving additional stimulation. From an initial equilibrium
between the three attractors (approximately equal active time), we
have observed the expected sharp transition to a state where the
stimulated attractor dominates the other two, occurring when one
of its four minicolumns received L4 stimulus (Figure 7F).
The implementation of the attractor memory model is a par-
ticularly comprehensive showcase of the configurability and func-
tionality of our neuromorphic platform due to the complexity
of both model specifications and emergent dynamics. Starting
from these results, the next generation hardware (Schemmel et al.,
2010) will be able to much more accurately model biological
behavior, thanks to a more flexible, adapting neuron model and a
significantly increased network size.
3.5. INSECT ANTENNAL LOBE MODEL
The high acceleration factor of the Spikey chip makes it an attrac-
tive platform for neuromorphic data processing. Preprocessing of
multivariate data is a common problem in signal and data analy-
sis. In conventional computing, reduction of correlation between
input channels is often the first step in the analysis of multidi-
mensional data, achieved, e.g., by principal component analysis
(PCA). The architecture of the olfactory system maps particu-
larly well onto this problem (Schmuker and Schneider, 2007). We
have implemented a network that is inspired by processing princi-
ples that have been described in the insect antennal lobe (AL), the
first relay station from olfactory sensory neurons to higher brain
areas. The function of the AL has been described to decorrelate
the inputs from sensory neurons, potentially enabling more effi-
cient memory formation and retrieval (Linster and Smith, 1997;
Stopfer et al., 1997; Perez-Orive et al., 2004; Wilson and Laurent,
2005; Schmuker et al., 2011b). The mammalian analog of the AL
(the olfactory bulb) has been the target of a recent neuromorphic
modeling study (Imam et al., 2012b).
The availability of a network building block that achieves chan-
nel decorrelation is an important step toward high-performance
neurocomputing. The aim of this experiment is to demonstrate
that the previously studied rate-based AL model (Schmuker and
Schneider, 2007) that reduces rate correlation between input
channels is applicable to a spiking neuromorphic hardware system.
3.5.1. Network topology
In the insect olfactory system, odors are first encoded into neu-
ronal signals by receptor neurons (RNs) which are located on the
antenna. RNs send their axons to the AL (Figure 8A). The AL
is composed of glomeruli, spherical compartments where RNs
project onto local inhibitory neurons (LNs) and projection neu-
rons (PNs). LNs project onto other glomeruli, effecting lateral
inhibition. PNs relay the information to higher brain areas where
multimodal integration and memory formation takes place.
The architecture of our model reflects the neuronal connec-
tivity in the insect AL (Figure 8A). RNs are modeled as spike
train generators, which project onto the PNs in the corresponding
glomerulus. The PNs project onto the LNs, which send inhibitory
projections to the PNs in other glomeruli.
In biology, the AL network reduces the rate correlation between
glomeruli, in order to improve stimulus separability and thus
odor identification. Another effect of decorrelation is that the
rate patterns encoding the stimuli become sparser, and use the
available coding space more efficiently as redundancy is reduced.
Our goal was to demonstrate the reduction of rate correlations
across glomeruli (channel correlation) by the AL-inspired spik-
ing network. To this end, we generated patterns of firing rates
with channel correlation. We created a surrogate data set exhibit-
ing channel correlation using a copula, a technique that allows
to generate correlated series of samples from an arbitrary ran-
dom distribution and a covariance matrix (Nelsen, 1998). The
covariance matrix was uniformly set to a target correlation of 0.6.
Using this copula, we sampled 100 ten-dimensional data vectors
from an exponential distribution. In the biological context, this
is equivalent to having a repertoire of 100 odors, each encoded
by ten receptors, and the firing rate of each input channel follow-
ing a decaying exponential distribution. Values larger than e were
clipped and the distribution was mapped to the interval [0, 1] by
applying v = v/e for each value v. These values were then converted
into firing rates between 20 and 55 spikes/s. The ten-dimensional
data vector was presented to the network by mapping the ten fir-
ing rates onto the ten glomeruli, setting all single RNs in each
glomerulus to fire at the respective target rates. Rates were con-
verted to spike trains individually for each RN using the Gamma
process with γ = 5. Each data vector was presented to the network
for the duration of 1 s by making the RNs of each glomeru-
lus fire with the specified rate. The inhibitory weights between
glomeruli were uniform, i.e., all inhibitory connections shared
the same weight. During 1 s of stimulus presentation, output
rates were measured from PNs. One output rate per glomeru-
lus was obtained by averaging the firing rate of all PNs in a
glomerulus.
We have used 6 RN input streams per glomerulus, projecting
in an all-to-all fashion onto 7 PNs, which in turn projected on 3
LNs per glomerulus.
3.5.2. Hardware emulation
The purpose of the presented network was to reduce rate corre-
lation between input channels. As in other models, fixed-pattern
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FIGURE 8 | (A) Schematic of the insect antennal lobe network. Neuron
populations are grouped in glomeruli (outlined by dotted lines), which exert
lateral inhibition onto each other. RNs, receptor neurons (input); PNs,
projection neurons (output); LNs, inhibitory local neurons. Some connections
are grayed out to emphasize the connection principle. (B) Correlation matrix
of the input data. (C) Correlation matrix of the output spike rates (PNs)
without lateral inhibition, q =0.0. (D) Correlation of the output with
homogeneous lateral inhibition, q =1.0. (E) Average pairwise correlation
between glomeruli [median±20th (black) and 80th (gray) percentile] in
dependence of the overall strength of lateral inhibition q.
noise across neurons had a detrimental effect on the function of
the network. We exploited the specific structure of our network
to implement more efficient calibration than can be provided
by standard calibration methods (Section 2.4). Our calibration
algorithm targeted PNs and LNs in the first layer of the net-
work. During calibration, we turned off all projections between
glomeruli. Its aim was to achieve a homogeneous response across
PNs and LNs respectively, i.e., within ±10% of a target rate.
The target rate was chosen from the median response rate of
uncalibrated neurons. For neurons whose response rate was too
high it was sufficient to reduce the synaptic weight of the exci-
tatory input from RNs. For those neurons with a too low rate
the input strength had to be increased. The excitatory synaptic
weight of the input from RNs was initially already at its max-
imum value and could not be increased. As a workaround we
used PNs from the same glomerulus to add additional excita-
tory input to those “weak” neurons. We ensured that no recurrent
excitatory loops were introduced by this procedure. If all neu-
rons in a glomerulus were too weak, we recruit another external
input stream to achieve the desired target rate. Once the PNs were
successfully calibrated (less than 10% deviation from the target
rate), we used the same approach to calibrate the LNs in each
glomerulus.
To assess the performance of the network we have compared the
channel correlation in the input and in the output. The channel
correlation matrix C was computed according to
Ci,j = dPearson
(
vglom.i , vglom.j
)
, (5)
with dPearson (•,•) the Pearson correlation coefficient between two
vectors. For the input correlation matrix Cinput, the vector vglom.i
contained the average firing rates of the six RNs projecting to the
ith glomerulus, with each element of this vector for one stimulus
presentation. For the output correlation matrix Coutput we used
the rates from PNs instead of RNs. Thus, we obtained 10× 10
matrices containing the rate correlations for each pair of input or
output channels.
Figure 8B depicts the correlation matrix Cinput for the input
firing rates. When no lateral inhibition is present, Cinput matches
Coutput (Figure 8C). We have systematically varied the strength of
lateral inhibition by scaling all inhibitory weights by a factor q, with
q= 0 for zero lateral inhibition and q= 1 for inhibition set to its
maximal strength. With increasing lateral inhibition, off-diagonal
values in Coutput approach zero and output channel correlation is
virtually gone (Figure 8D). The amount of residual correlation to
be present in the output can be controlled by adjusting the strength
of lateral inhibition (Figure 8E).
Taken together, we demonstrated the implementation of an
olfaction-inspired network to remove correlation between input
channels on the Spikey chip. This network can serve as a prepro-
cessing module for data analysis applications to be implemented
on the Spikey chip. An interesting candidate for such an appli-
cation is a spiking network for supervised classification, which
may benefit strongly from reduced channel correlations for faster
learning and better discrimination (Häusler et al., 2011).
3.6. LIQUID STATE MACHINE
Liquid state machines (LSMs) as proposed by Maass et al. (2002)
and Jaeger (2001) provide a generic framework for computation
on continuous input streams. The liquid, a recurrent network,
projects an input into a high-dimensional space which is subse-
quently read out. It has been proven that LSMs have universal
computational power for computations with fading memory on
functions of time (Maass et al., 2002). In the following, we show
that classification performance of an LSM emulated on our hard-
ware is comparable to the corresponding computer simulation.
Synaptic weights of the readout are iteratively learned on-chip,
which inherently compensates for fixed-pattern noise. A trained
system can then be used as an autonomous and very fast spiking
classifier.
3.6.1. Network topology
The LSM consists of two major components: the recurrent liq-
uid network itself and a spike-based classifier (Figure 9A). A
general purpose liquid needs to meet the separation property
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FIGURE 9 | (A) Schematic of the LSM and the given task. Spike sources
are composed of 50 ms segments drawn from two template spike trains
(X and Y). These patterns are streamed into the liquid (with descending
index), which is a network consisting of 191 neurons, leaving one neuron
for the tempotron. Connection probabilities are depicted next to each
connection (arrows). In two experiments, the tempotron is trained to
either classify the origin (X or Y) of the spike train segment with index 1 or
2. (B) The classification performance of the LSM measured over 200
samples after 1000 training iterations for both hardware (lighter) and
software (darker) implementation.
(Maass et al., 2002), which requires that different inputs are
mapped to different outputs, for a wide range of possible inputs.
Therefore, we use a network topology similar to the one proposed
by Bill et al. (2010). It consists of an excitatory and inhibitory pop-
ulation with a ratio of 80:20 excitatory to inhibitory neurons. Both
populations have recurrent as well as feedforward connections.
Each neuron in the liquid receives 4 inputs from the 32 excita-
tory and 32 inhibitory sources, respectively. All other connection
probabilities are illustrated in Figure 9.
The readout is realized by means of a tempotron (Gütig and
Sompolinsky, 2006), which is compatible with our hardware due
to its spike-based nature. Furthermore, its modest single neuron
implementation leaves most hardware resources to the liquid. The
afferent synaptic weights are trained with the method described
in Gütig and Sompolinsky (2006), which effectively implements
gradient descent dynamics. Upon training, the tempotron dis-
tinguishes between two input classes by emitting either one or
no spike within a certain time window. The former is artificially
enforced by blocking all further incoming spikes after the first
spike occurrence.
The PSP kernel of a LIF neuron with current-based synapses is
given by
K (t − ti) = A
(
e−
t−ti
τm − e− t−tiτs
)
·2(t − ti) , (6)
with the membrane time constant τm and the synaptic time con-
stant τ s, respectively. Here, A denotes a constant PSP scaling factor,
ti the time of the ith incoming spike and 2(t ) the Heaviside step
function.
During learning, weights are updated as follows
1wnj =
0 correctα (n) ∑
ti,j<tmax
K
(
tmax − ti,j
)
erroneous, (7)
where1wnj is the weight update corresponding to the jth afferent
neuron after the nth learning iteration with learning rate α(n).
The spike time of the tempotron, or otherwise the time of highest
membrane potential, is denoted with t max. In other words, for
trials where an erroneous spike was elicited, the excitatory affer-
ents with a causal contribution to this spike are weakened and
inhibitory ones are strengthened according to equation (7). In
case the tempotron did not spike even though it should have, the
weights are modulated the other way round, i.e., excitatory weights
are strengthened and inhibitory ones are weakened. This learning
rule has been implemented on hardware with small modifications,
due to the conductance-based nature of the hardware synapses (see
below).
The tempotron is a binary classifier, hence any task needs to be
mapped to a set of binary decisions. Here, we have chosen a simple
binary task adapted from Maass et al. (2002), to evaluate the per-
formance of the LSM. The challenge was to distinguish spike train
segments in a continuous data stream composed of two templates
with identical rates (denoted X and Y in Figure 9A). In order
to generate the input, we cut the template spike trains into seg-
ments of 50 ms duration. We then composed the spike sequence
to be presented to the network by randomly picking a spike seg-
ment from either X or Y in each time window (see Figure 9 for
a schematic). Additionally, we added spike timing jitter from a
normal distribution with a standard deviation of σ = 1 ms to each
spike. For each experiment run, both for training and evaluation,
the composed spike sequence was then streamed into the liquid.
Tempotrons were given the liquid activity as input and trained to
identify whether the segment within the previous time window
originated from sequence X or Y. In a second attempt, we trained
the tempotron to identify the origin of the pattern presented in
the window at −100 to −150 ms (that is, the second to the last
window). Not only did this task allow to determine the classifi-
cation capabilities of the LSM, but it also put the liquid’s fading
memory to the test, as classification of a segment further back in
time becomes increasingly difficult.
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3.6.2. Hardware emulation
The liquid itself does not impose any strong requirements on the
hardware since virtually any network is suitable as long as the
separation property is satisfied. We adapted a network from Bill
et al. (2010) which, in a similar form, had already been imple-
mented on our hardware. However, STP was disabled, because at
the time of the experiment it was not possible to exclusively enable
STP for the liquid without severely affecting the performance of
the tempotron.
The hardware implementation of the tempotron required more
attention, since only conductance-based synapses are available.
The dependence of spike efficacies on the actual membrane
potential was neglected, because the rest potential was chosen
to be close to the firing threshold, with the reversal poten-
tials far away. However, the asymmetric distance of excitatory
and inhibitory reversal potentials from the sub-threshold regime
needed compensation. This was achieved by scaling all excitatory
weights by
(
Vm − Einh
)
/
(
Vm − Eexc
)
, where Vm corresponds to
the mean neuron membrane voltage and Eexc/E inh is the excita-
tory/inhibitory reversal potentials. Discontinuities in spike effi-
cacies for synapses changing from excitatory to inhibitory or
vice versa were avoided by prohibiting such transitions. Finally,
membrane potential shunting after the first spike occurrence
is neither possible on our hardware nor very biological and
had therefore been neglected, as already proposed by Gütig and
Sompolinsky (2006).
Even though the tempotron was robust against fixed-pattern
noise due to on-chip learning, the liquid required modifications.
Therefore, firing thresholds were tuned independently in software
and hardware to optimize the memory capacity and avoid viola-
tions of the separation property. Since hardware neurons share
firing thresholds, the tempotron was affected accordingly (see
Table 1). Additionally, the learning curve α(n) was chosen indi-
vidually for software and hardware due to the limited resolution
of synaptic weights on the latter.
The results for software and hardware implementations are
illustrated in Figure 9B. Both LSMs performed at around 90%
classification correctness for the spiketrain segment that lied 50–
100 ms in the past with respect to the end of the stimulus. For
inputs lying even further away in time, performances dropped to
chance level (50% for a binary task), independent of the simulation
back-end.
Regarding the classification capabilities of the LSM, our cur-
rent implementation allows a large variety of tasks to be per-
formed. Currently, e.g., we are working on hand-written digit
recognition with the very same setup on the Spikey chip. Even
without a liquid, our implementation of the tempotron (or popu-
lations thereof) makes an excellent neuromorphic classifier, given
its bandwidth-friendly sparse response and robustness against
fixed-pattern noise.
4. DISCUSSION
We have successfully implemented a variety of neural microcircuits
on a single universal neuromorphic substrate, which is described
in detail by Schemmel et al. (2006). All networks show activity
patterns qualitatively and to some extent also quantitatively simi-
lar to those obtained by software simulations. The corresponding
reference models found in literature have not been modified signif-
icantly and network topologies have been identical for hardware
emulation and software simulation, if not stated otherwise. In
particular, the emulations benefit from the advantages of our
neuromorphic implementation, namely inherent parallelism and
accelerated operation compared to software simulations on con-
ventional von-Neumann machines. Previous accounts of networks
implemented on the Spikey system include computing with high-
conductance states (Kaplan et al., 2009), self-stabilizing recurrent
networks (Bill et al., 2010), and simple emulations of cortical layer
2/3 attractor networks (Brüderle et al., 2011).
In this contribution, we have presented a number of new net-
works and extensions of previous implementations. Our synfire
chain implementation achieves reliable signal propagation over
years of biological time from one single stimulation, while syn-
chronizing and filtering these signals (Section 3.1). Our extension
of the network from Bill et al. (2010) to exhibit asynchronous irreg-
ular firing behavior is an important achievement in the context of
reproducing stochastic activity patterns found in cortex (Section
3.2). We have realized soft winner-take-all networks on our hard-
ware system (Section 3.3), which are essential building blocks for
many cortical models involving some kind of attractor states [e.g.,
the decision-making model by Soltani and Wang (2010)]. The
emulated cortical attractor model provides an implementation of
working memory for computation with cortical columns (Section
3.4). Additionally, we have used the Spikey system for preprocess-
ing of multivariate data inspired by biological archetypes (Section
3.5) and machine learning (Section 3.6). Most of these networks
allocate the full number of neurons receiving input from one
synapse array on the Spikey chip, but with different sets of neuron
and synapse parameters and especially vastly different connectiv-
ity patterns, thereby emphasizing the remarkable configurability
of our neuromorphic substrate.
However, the translation of such models requires modifications
to allow execution on our hardware. The most prominent cause for
such modifications is fixed-pattern noise across analog hardware
neurons and synapses. In most cases, especially when population
rate coding is involved, it is sufficient to compensate for this vari-
ability by averaging spiking activity over many neurons. For the
data decorrelation and machine learning models, we have addi-
tionally trained the synaptic weights on the chip to achieve finer
equilibration of the variability at critical network nodes. Espe-
cially when massive downscaling is required in order for models
to fit onto the substrate, fixed-pattern noise presents an additional
challenge because the same amount of information needs to be
encoded by fewer units. For this reason, the implementation of the
cortical attractor memory network required additional heuristic
activity fitting procedures.
The usability of the Spikey system, especially for neuroscientists
with no neuromorphic engineering background, is provided by an
integrated development environment. We envision that the con-
figurability made accessible by such a software environment will
encourage a broader neuroscience community to use our hardware
system. Examples of use would be the acceleration of simulations
as well as the investigation of the robustness of network models
against parameter variability, both between computational units
and between trials, as, e.g., published by Brüderle et al. (2010) and
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Schmuker et al. (2011a). The hardware system can be efficiently
used without knowledge about the hardware implementation on
transistor level. Nevertheless, users have to consider basic hardware
constraints, as, e.g., shared parameters. Networks can be developed
using the PyNN metalanguage and optionally be prototyped on
software simulators before running on the Spikey system (Brüderle
et al., 2009; Davison et al., 2009). This rather easy configuration
and operation of the Spikey chip allows the implementation of
many other neural network models.
There exist also boundaries to the universal applicability of our
hardware system. One limitation inherent to this type of neuro-
morphic device is the choice of implemented models for neuron
and synapse dynamics. Models requiring,e.g.,neuronal adaptation
or exotic synaptic plasticity rules are difficult, if not impossible to
be emulated on this substrate. Also, the total number of neurons
and synapses set a hard upper bound on the size of networks
that can be emulated. However, the next generation of our highly
accelerated hardware system will increase the number of available
neurons and synapses by a factor of 103, and provide extended
configurability for each of these units (Schemmel et al., 2010).
The main purpose of our hardware system is to provide a flexi-
ble platform for highly accelerated emulation of spiking neuronal
networks. Other research groups pursue different design goals for
their hardware systems. Some focus on dedicated hardware pro-
viding specific network topologies (e.g.,Merolla and Boahen,2006;
Chicca et al., 2007), or comprising few neurons with more complex
dynamics (e.g., Chen et al., 2010; Grassia et al., 2011; Brink et al.,
2012). Others develop hardware systems of comparable config-
urability, but operate in biological real-time, mostly using off-chip
communication (Vogelstein et al., 2007; Choudhary et al., 2012).
Purely digital systems (Merolla et al., 2011; Furber et al., 2012;
Imam et al., 2012a) and field-programmable analog arrays (FPAA;
Basu et al., 2010) provide even more flexibility in configuration
than our system, but have much smaller acceleration factors.
With the ultimate goal of brain size emulations, there exists a
clear requirement for increasing the size and complexity of neuro-
morphic substrates. An accompanying upscaling of the fitting and
calibration procedures presented here appears impractical for such
orders of magnitude and can only be done for a small subset of
components. Rather, it will be essential to step beyond simulation
equivalence as a quality criterion for neuromorphic computing,
and to develop a theoretical framework for circuits that are robust
against, or even exploit the inherent imperfections of the substrate
for achieving the required computational functions.
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